ABSTRACT The impedance at the each input terminal of paper presents a voltage combining Doherty power amplifier in a standard 180-nm CMOS process. This Doherty PA uses a series combining transformer (SCT) to combine the output power and realize the load modulation, which is different from the conventional current combining method. The series combining transformer is analyzed for impedance modulation behavior, and we have provided the design method. The proposed Doherty PA achieves a maximum output power of 27.6 dBm at 1.75 GHz with a peak power added efficiency (PAE) of 35.2% at 3.4 V supply voltage. The PAE at 6 dB back-off is still high, about 29.2%. The PA has 24.2 dBm output power with 30.2% PAE at −37 dBc ACLR (5 MHz offset) and 25.2 dBm output power with 32% PAE at −33 dBc ACLR (5 MHz offset) at 1.75 GHz under a wideband code division multiple access signal with 3.3-dB PAPR and 3.84-MHz BW.
I. INTRODUCTION
As wireless communication technology advances, RF power amplifier becomes a hot study issue, because it is the key component of wireless communication transmitter. Communication quality and power consumption of the handset device depend on performance of the amplifier. Modern wireless communication systems such as CDMA2000, WCDMA, LTE, and so on, are intended to maximize the data rate in a fast moving environment. The modulated signals have a high peak to average power ratio. For amplification of the signals, both good linearity and efficiency are required. For the linearity, power amplifier is mainly operated at back-off power, but the efficiency of power amplifier quickly decreases because of the fixed supply voltage and the load impedance optimized at the maximum power level [1] - [3] . So it is very important to improve the efficiency of the power amplifiers at power back-off levels.
Various techniques have been proposed to improve the efficiency at the back-off region such as envelope elimination and restoration (EER), envelope tracking(ET ) and Doherty techniques. The operating principle of EER is to split the input modulated RF signal to form an envelope signal and a phase-modulated RF signal [4] - [6] . The constant amplitude RF signal is amplified and the power level is controlled by the envelope signal through the chain modulation. However, it has stringent requirement of the delay match between the two signals. The envelope tracking technique is similar to EER that the RF input signal is the modulated signal itself [7] - [10] . It has many advantages but difficult to integrate a few micro Henry inductors for the dc-dc converter of the bias modulators [11] .
The Doherty technique is based on the load modulation at the output. The output load is modulated by the current ratio between the carrier and the peaking amplifiers [12] . The configuration consists of two amplifiers as shown in Fig. 1 . One is the carrier amplifier which works in Class-AB, the other one is the peaking amplifier that works in Class-C. For a low power level, only the carrier amplifier works until reaches its maximum output voltage swing, achieving the first efficiency peak. To further increase the output power, the peaking amplifier turns on at the power level of 6 dB back-off from the peak power. At the maximum power point, the second efficiency peak can be achieved. The key to this technique is the use of a quarter wave length transmission-line (λ/4 T-line), which is usually placed behind the carrier amplifier as shown in Fig. 1 in conventional current combining method [13] - [15] , to combine the power from both amplifiers and act as an impedance inverter to let the resistive impedance seen by the carrier amplifier go down from the (2R opt ) to (R opt ) as the peaking amplifier current increases. Compared to EER and ET, the Doherty technique is simple, easily realizable because it doesn't need extra envelope detector and signal modulator. It provides a higher efficiency than ET technology because the efficiency is not decided by that of supply modulator.
Recently, there have been a large effort to realize Doherty power amplifier using CMOS process to reduce cost and size in wireless consumer markets. But the most of these designs are still based on conventional current combining [16] - [19] . As we discussed in [20] and [21] , there are many problems for CMOS PA design. Because of low breakdown voltage of CMOS process, if we want to get a high output power, the optimum resistance (R opt ) of CMOS amplifier should be pretty small. This low impedance after current combining, either in high power mode or in low power mode, is (R opt )/2 leading to a large matching circuit loss when is matched to 50 . The differential structure is widely used in CMOS PA design because the standard RF CMOS process does not have a via that could ground the source properly. Therefore, differential structure is used to construct a virtual ground and connected to PCB ground through bonding wires. Moreover, due to the lossy conductive Si substrate and passive component, transformer is adopted to realize low loss matching instead of using integrated capacitor and inductor. Based on series-connected load method [22] , [23] , the series combining transformer is a good solution for voltage combining method of CMOS Doherty PA design. In [24] , a transformer-based CMOS Doherty PA has been proposed. This method provides a significant impact on the output impedance transformation ratio, resulting in high efficiency.
We previously realized CMOS Doherty PA based on this voltage combining method in [20] and [21] . In this paper, we further anaylze the CMOS Doherty PA using series combining transformer to realize the load modulation. In order to achieve a proper load modulation behavior and a high efficiency at the back-off power region, the impedance inverter and the uneven drive method are adopted. In section II, we investigate the characteristics of the series combining transformer focusing on the impedance transformation, and show that this kind of transformer is an appropriate solution for the load modulation. Section III presents the architecture of Doherty PA based on the series combining transformer including of the load modulation details. The CMOS Doherty PA prototype and measurements results are illustrated in Section IV and finally Section V concludes the paper.
II. SERIES COMBINING TRANSFORMER
Due to the low breakdown voltage of the MOSFETs in CMOS technology, transformers are required to raise the output power of CMOS power amplifier to watt level. Besides combining the output power, the transformer has useful characteristics as an output network. Firstly, depending on the number of windings, impedance matching can be obtained. Second, a differential signal can be converted to a single-ended signal. Finally, depending on how the transformer constructed, it may also provide port isolation and DC isolation. Therefore, the transformer is a good solution for CMOS PA design.
Transformer can be categorized as series or parallel combiners depending on their combining methods. A series combining transformer(SCT) will sum the output voltages and parallel combining transformer will sum the currents of individual elements [25] . This paper focus on the series combining transformer due to its higher output power capability and smaller output impedance transformation ratio. In this section, the analysis of impedance matching is presented and then load-pull effect of series combining transformer is highlighted.
A. ANALYSIS OF THE SERIES COMBINING TRANSFORMER
Design equations for the single-input/single-output transformer were calculated in [26] . We can further extend its derivation to obtain equations for a multi-input/single-output transformer. The transformer model used for this analysis is shown in Fig. 2 . The primary and secondary loops of the transformer are equivalent with inductances L a , L b , and resistances R 1 ,NR 2 ,respectively. k is the coupling factor between the two loops. R L is the load impedance normally equal to 50 . C and C tune are the additional MIM capacitors for tuning. Assuming that the primary and secondary inductors have the same Q values and same turn ratio n, the following equations describe the impedance transformation. Z a of Fig. 2 5002 VOLUME 5, 2017 can be calculated as follows:
To maximize the efficiency of the transformer, the imaginary part of equation (1) should be equal to zero at the operating frequency.
Therefore, the L b can be expressed by:
Z b and Z c are calculated
Thus, the impedance at the each input terminal of the SCT can be obtained as follows: By choosing the proper value of C, the imaginary part of (6) can be equal to zero. The value of C can be expressed as
Therefore, the load impedance R L can be matched to the wanted value Z in by selecting the appropriate C tune , C and parasitic components of the transformer.
B. LOAD PULL EFFECT OF THE SERIES COMBINING TRANSFORMER
Because the resistances R 1 and NR 2 have minor impacts on Z in and the imaginary part of primary loop can be tuned out with capacitor C at the operating frequency, we can use a simplified model to analyse N transformers connected in series. Their primaries are driven by separate amplifiers as shown in Fig. 3 . Assuming that the turn ratio of transformer j is 1 : n j , and Thevenin equivalent voltage source is V pa,j and output impedance is R PA,j , the impedance seen by each PA can be expressed as [27] 
From the equation (8), it can be seen that the transformed load impedance Z in,j is a function of output load impedance R L and VOLUME 5, 2017 output voltage of each the PA, which can be considered as a form of load-modulation. If all power amplifiers have the same output impedance, generate the same output voltage and all transformers have the same turn ratio n, equation (8) simplifies to a resistive value of
It can be seen that the turn ratio n of each transformer and the number of series stages N determine the impedance seen by each amplifier. If N increases to double, the impedance seen by each amplifier will decrease to a half. This characteristic is useful for constructing a Doherty power amplifier because the load impedance seen by the carrier amplifier should be decrease from 2R opt to R opt as the peaking amplifier turns on.
III. VOLTAGE COMBINING DOHERTY POWER AMPLIFIER TECHNIQUE
Fig . 4 shows an idealized schematic of the voltage combining Doherty PA. The series combining transformer is interpreted as an impedance network, where four input ports are connected to the differential unit of the carrier amplifier and the peaking amplifier, respectively. The single-ended output is defined with the load R L which is set to 4R opt at the right side. To simplify the analysis, the turn ratio n of voltage combining network is equal to 1 and both transformers have same mutual inductance M. The λ/4 T-line is inserted between the input ports of transformer and the peaking amplifier. The relationships of the voltages and the currents in this voltage combining transformer can be represented by using 3-port Z-parameters [24] . The definition of the current direction in the secondary loop does not affect the analyze result. So the current in the secondary loop I out is defined as going inside the transformer. All voltages and currents applied to the transformer ports can interact with each other with the relation of equation (10):
As analyzed in Section II, in order to maximize the efficiency of the transformer, the imaginary part of the load impedance seen by the transformer should cancel out secondary winding reactance at the operating frequency (11) [24] .
At the same time, the Z out and Z L should conjugate match for delivering the maximum power to the load (12) .
From this condition, the load impedances seen by the carrier amplifier and the peaking amplifier can be calculated and are given in equation (13) and equation (14), respectively.
Equation (13) explains how the impedance seen by the carrier amplifier is changing with the current of the peaking amplifier. In order to decrease the loss on the transformer and improve the efficicency of it, the tuning capacitors C carrier and C peaking can be used to cancel out the imaginary part of Z c,in and Z p,in , respectively. Therefore, the carrier and the peaking amplifiers can see purely real impedance Z carrier and Z p , respectively.
At a low power level (0 ≤ V in ≤ 0.5V in,max ), the peaking amplifier doesn't turn on because of Class-C bias and only the carrier amplifier works, resulting in N=2. Using (9), the impedance seen by the carrier amplifier can be calculated:
Therefore, the carrier amplifier sees twice larger impedance of the optimum resistance (2R opt ). This high impedance leads to premature saturation of the carrier amplifier while I carrier is only a half of its maximum value. The impedance seen by the peaking amplifier should be open circuit: At a high power level (0.5V in,max ≤ V in < V in,max ), the carrier amplifier reaches its maximum output voltage swing and the peaking amplifier turns on generating current I peaking from zero. Currents of both amplifiers increase while I peaking increases twice faster than I carrier , reaching to the same maximum current at the peak power. However, the impedance Z p increases with the (I peaking /I carrier ) increasing, which is contradictory to the required impedance seen by the peaking amplifier. Therefore, λ/4 T-line is inserted between the peaking amplifier and transformer to let the impedance Z peaking decrease as described by
Now, the load impedances seen by both amplifiers decrease with the I peaking , providing the proper Doherty load modulation. Because of this λ/4 T-line, the efficiency and the bandwidth will degrade as analyzed in [28] . But as shown in (13) and (14), the impedances seen by the carrier and the peaking amplifiers have the opposite variation tendency. In order to meet Doherty operation requirement, both impedances seen by the carrier and the peaking amplifiers should decrease with the current of the peaking amplifier increasing. So the λ/4 transmission line is needed to make the impedances seen by both amplifiers have the same variation trend. At the peak power (V in = V in,max ), both amplifiers have the same output voltage and current. Therefore, the impedance seen by each amplifier is calculated by
As the I peaking increases, the load impedance Z carrier reduces from 2R opt to R opt and Z peaking decreases from ∞ to R opt .
IV. DESIGN AND IMPLEMENTATION
The goal of this voltage combining Doherty PA is to get maximum output power over +27 dBm while maintaining the high efficiency over a wide range of output power. The circuit topology is depicted in Fig. 5 , which is the improved version of [20] . The output series combining transformer has an 8-shape composed of two loops and the loops are twisted to have an opposite current flow. The attached capacitors at the transformer tune the output impedance for matching the 50 load impedance to approximately 8 . Both amplifiers are implemented in differential structure to minimize substrate injection and supply a virtual ground. In order to reduce the chip size and facilitate high integration, lumped element π networks instead of λ/4 T-lines are employed. The value of capacitor and inductor in the lumped element π networks is 11.2 pF and 0.75 nH respectively. The inductors in the lumped element π networks are realized using bondwires because an integrated inductor has a large loss. Therefore, the PA core and output series combining transformer are separated on the two chips. The second harmonic short circuits are attached at the output of each way to improve the linearity. The carrier amplifier and the peaking amplifier have the same size to ensure high efficiency at the 6-dB back-off point. But due to the gain difference, the current and voltage of the carrier amplifier are higher than those of the peaking amplifier. The two amplifiers should have the same load impedance and generate the same output power at the maximum output power. For that, uneven power drive is used driving more input power to the carrier and peaking amplifiers at the low and high power levels, respectively. Each circuit block will be discussed in detail.
A. SERIES COMBINING TRANSFORMER DESIGN
A ''figure 8'' transformer as shown in Fig. 5 has been utilized in this design, which is also used in [20] and [21] . It has a virtual ac ground located at the center of the each primary loops and the DC voltage is supplied through the virtual ac ground. This structure first proposed in [29] and have benefits in this layout. Firstly, by forcing the currents in the two primary loops to flow in the same direction, the effects of inter flux can be cancellated. Secondly, because the secondary loops are VOLUME 5, 2017 twisted to have an opposite current flow, it is immune to the common mode oscillation [30] , [31] . Finally, the secondary loops is placed between the double primary loops to enhance the coupling factor k and reduce the primary inductance. Due to the primary loops placed on both side of each secondary loops, current crowding effect can also be alleviated. The current is spread more uniformly in the secondary loops, reducing the loss substantially. The desired R opt in this design is a bout 8 , and the design parameters of series combining transformer can be calculated using equations (1) - (7) . To obtain proper L a , L b and k, ADS Momentum EM simulator is used and the transformer characteristics are summarized in Table 1 that is identical to design in [20] because of the same layout and matching impedance. Total size of the transformer is 1450 µm × 750 µm with all the tunning capacitors integrated on chip. The widths of the primary and secondary loops of the transformer are 26 an 30 µm, respectively. The spacing between the primary and the secondary part is 5 µm.
We tested the same two transformer laid out in a back-to-back configuration in [20] . Measured insertion loss of the single transformer is shown in Fig. 6 . At the 1.75 GHz, the insertion loss is 1.23 dB (efficiency of 76%) with variation smaller than 0.07 dB over 200 MHz bandwidth. 
B. CARRIER AND PEAKING AMPLIFIERS
In order to validate this voltage combining method, the carrier and the peaking amplifiers are designed using 0.18 µm process single stage configuration for about 10 dB gain. The power cells of the carrier and the peaking amplifiers share the same schematic and layout as shown in Fig. 7 to match the phase of the two signal paths. The common gate (CG) is selected with 0.4 µm thick-oxide type transistors to enhance the reliability and common source (CS) with 0.18 µm thinoxide type transistors to enhance the gain. 3.4-V supply voltage is used while the common gate of the cascode transistors is biased at 2.0 V to ensure reliability. Both types of the transistors use 8 µm wide finger and the unit cell has 16 fingers. The CG is composed of 21 thick-oxide type unit cells while CS is composed of 14 thin-oxide type unit cells. The total gate width of the thick and thin transistors are 5400 and 3600 µm, respectively. A feedback network with series resistor (150 ) and capacitor (1.5 pF) between the drain of the CG and the gate of the CS is used to improve linearity and stability. The power cells of both amplifiers are surrounded by a large area of top metal which is connected to PCB ground through bonding wires. In addition, to meet the electro migration rule and current density requirement at the peak power level, the metal widths of the transformer and the transistor's interconnects are selected carefully. The carrier amplifier, operating during the whole power range, is designed to be a class-AB amplifier to achieve good linearity and maintain high efficiency with the varying load impedance whereas the peaking amplifier is biased around 0.1 V slightly below the threshold voltage for shallow class-C operation. In the linear Doherty PA design, the IMD3s from the carrier and the peaking amplifiers can cancel each other by adjusting the large-signal third-order transconductance coefficient (gm3), which is performed by proper gate biases of the two amplifiers, to let the IMD3s of both amplifiers in antiphase [32] .
C. UNEVEN DRIVE
The input power dividing ratio is very important for the proper Doherty operation. Because of the different bias conditions of the two amplifiers, the gain of the class-C biased peaking amplifier is lower than that of the class-AB biased carrier amplifier. To achieve the ideal Doherty operation by compensating for the lower gain of the peaking amplifier, the uneven driven is adopted, driving more power to the carrier path at low power and more power to the peaking path at high power [28] . As shown in Fig. 8 , input balun is normally used for the input divider of CMOS PA design. The two pairs of differential output ports are connected to the carrier and the peaking amplifiers, respectively. The power division ratio is determined by the input reflection coefficient T of each amplifier and coupling coefficient K of each coupled line. It is given by
) (20) where P in,p and P in,c are the drive power to the peaking and the carrier amplifiers, respectively. Z in,p and Z in,c are the input impedances of the peaking and the carrier amplifiers. Z in,peaking and Z in,carrier are the two pairs of differential output port impedances of the balun and RF in is the input power at the input port of the balun. For the input balun with equal coupling coefficients (K p = K c ) and equal output port impedances (Z in,peaking = Z in,carrier = Z 0 ), the equation (20) can be simplified to
As shown in equation (21), the input impedance determines the power ratio of each amplifiers. Therefore, the uneven drive method can be realized through matching the fundamental input impedances of the carrier and the peaking amplifiers to different points utilizing the different input capacitance variations of each amplifier according to the input power level. An appropriately input capacitance C in of FIGURE 8. Schematic of input circuits. VOLUME 5, 2017 a single transistor can be approximated as
where C gs and C gd are the device gate-source capacitance and gate-drain capacitance, respectively. g m is the transconductance of the transistor and R opt is the output matching impedance. C gs and C gd increase as the input power increases for both of the amplifiers. However, at a large power level g m and C gs of the peaking amplifier increase more rapidly than those of the carrier amplifier because of the class-C bias, resulting in more rapid variation of C in,p than that of C in,c . At a low power operation, after passing the input matching circuit and input capacitance, the fundamental input impedance of the peaking amplifier is highly mismatched and the carrier amplifier is matched to the impedance we wanted. Hence, according to equation (21), more input power is driven to the carrier amplifier than to the peaking amplifier. At a high power level, because of fixed input matching circuit and slightly changed C in,c , the fundamental input impedance of the carrier amplifier changes were minor, while that of the peaking amplifier changes significantly because of the large variation of C in,p . Therefore, the fundamental input impedance of the carrier amplifier is slightly mismatched and that of the peaking amplifier is matched to the port impedance at the maximum output power condition. Consequently, the peaking amplifier obtains more input power, compensating for the smaller currents and gain due to the low bias. At the maxmium power point, both amplifier can generate the same output power. Simulation results are shown in Fig. 9 . The carrier amplifier gets more input power than the peaking amplifier until 18 dBm input power. Beyond the 18 dBm input power, the input power driven to the carrier amplifier is reduced and 1.5 dB more power is delivered to the peaking amplifier at the maximum output power, realizing the uneven driven for optimum operation of the Doherty PA. Therefore, at the maximum output power point, both amplifiers can have the same fundamental voltages and currents, achieving the properly load modulation.
D. LOAD MODULATION BEHAVIOR
Simulation has been carried out to check the load modulation behavior. Fig. 10(a) and Fig. 10(b) show the impedance variation of the voltage combining transformer and λ/4 T-lines work together as an impedance inverter. In order to get the output power around 27 dBm, R opt is chosen as 8 , which is determined through the loadpull simulation. For low output power operation, Z carrier should be 2R opt close to 16 . With the input power increasing, the peaking amplifier turns on generating I peaking from zero. According to equation (11) , Z carrier should be reduced from 2R opt to R opt . As shown in Fig. 10(a) and Fig. 10(b) , Z carrier is reduced from (17+j*2.25) to 8 when input power increases from 16 dBm to 21 dBm that meet the Doherty PA operation requirement. Fig. 10 (c) and Fig. 10(d) show the current and voltage amplitudes of the carrier and peaking devices over the whole input power range. The peaking amplifier does not turn on and not consume any current at a low power region until 16 dBm input power. The voltage and current of it are close to 0. For the upper 6 dB region, the peaking amplifier is turned on. Because of Class-C bias and more input power is driven to it, the current and voltage of the peaking amplifier increase very quickly while the voltage of carrier amplifier remains almost constant at 3.0 V. At the maximum power point, the carrier and peaking amplifiers achieve the same amplitudes of current and voltage.
V. EXPERIMENTAL RESULTS
The Doherty PA is implemented in standard 180 nm CMOS technology. The inductors, for the π networks, are realized by using bondwires to reduce losses. Therefore, the whole Doherty PA is seperated into two parts, the PA core and output transformer. The bondwires not only connect the PA core and the output transformer but also work as a part of the impedance inverter. In further, in order to realize fully integration, λ/4 T-line can be implemented by a slab inductor and two capacitors [17] . But the loss of this circuit is around 0.4 dB, which degrades efficiency a lot, when placed after PA core. More suitable for integration is to merge the λ/4 T-line into primary loop of the transformer. Make the length of primary loop for the peaking amplifier is λ/4 longer than that for the carrier amplifier resulting in an asymmetrical trnsformer structure. These two parts are connected using bondwires. All the signal lines use the top metal layers or several lower layers to reduce the path loss. The dummy metals are removed around the transformer and balun to increase the quality factor of the passive components. For measurement, the chip dies are directly attached to the ground plane of the printed circuit board (PCB) of FR-4 using an electrically conductive silver epoxy. All signal and bias feeding pads are wire bonded to the PCB with gold wires. Since all of the matching circuits are integrated on-chip, there is no external component on the PCB. Fig. 11 is a photograph of the fabricated chips. The measured efficiency and gain of the PA at 1.75 GHz are plotted in Fig. 12 together with the current consumption of the carrier and the peaking amplifiers. This CMOS Doherty PA delivers an output power of 27.55 dBm with a PAE of 35%, as shown in Fig. 12 . The PAE at the 6 dB back-off power is 30%, clearly showing the back-off efficiency enhancement of the proposed voltage combining Doherty amplifier. Above the 21 dBm output power region where the peaking amplifier stars to turn on, the power generated from the VOLUME 5, 2017 peaking amplifier compensates the saturated power from the carrier amplifier, and the gain remains flat due to the appropriate input dividing and load modulation. The gain compression of the carrier amplifier is compensated by the gain expansion of the peaking amplifier. At the maximum output power point, both amplifiers consume almost the same current and generate the same output power. This result demonstrates the successful realization of the uneven drive. Fig. 13 shows output power and PAE versus operating frequency. The peak efficiency is over 28% and 6 dB back-off efficency is higher than 21% across the 1.6-1.9 GHz band. Output power is larger than 26 dBm, 2 dB lower than peak value, over the broad frequency range. The λ/4 T-line as well as phase compensate circuit limited bandwidth performance of the Doherty PA. In order to enhance bandwidth performance, the λ/4 T-line can be merged into output transformer, while the phase compensate circuit can be integrated with input matching circuit as in [28] . Fig. 14 displays the output spectrum of the power amplifier at the maximum output power, from which the harmonic content can be evaluated. Second harmonic is suppressed by 36.6 dB because of second harmonic short circuit which is composed by a capacitor of 4.6 pF and a inductor of 0.5 nH . Compared without it, the second harmonic can be improved 10 dB. Furthermore, with a fully differential circuit topology, even harmonics are out of phase and ideally rejected by a broadband transformer. Third harmonic suppression for the power amplifier is 45.6 dB. Fig. 15 shows the measured inter modulation distortion from the two-tone signal centered at 1.75 GHz. The third order inter modulation distortion (IMD3) can be used to determine the linearity of the PA. As shown in Fig. 15 , the carrier amplifier generates noticeable distortion between the 10 dBm -20 dBm output power range that is before the peaking amplifier turns on. After the peaking amplifier is turned on, generating an outphased third order intermodulation products, the IMD3 is significantly reduces. The −30 dBc point of IMD3 occurs at an output power of 24.8 dBm. The linear output power should be set at −25 dBc of the IMD3, which passes the WCDMA spectrum mask of −33 dBc ACLR at a 5 MHz offset. Fig. 16 shows the measured ACLR and PAE as a function of the average output power using uplink WCDMA signal at 1.75 GHz. The output power securing the linearity margin, −37 dBc ACLR at a 5 MHz offset and −50 dBc ACLR at a 10 MHz offset, is 24.2 dBm with 30.2% PAE at 1.75 GHz. The maximum output power meets the WCDMA linearity specifications is 25.2 dBm with 32% PAE at 1.75 GHz, which has −33 dBc ACLR at 5 MHz offset and −44.1 ACLR at a 10 MHz offset. The measured output spectra at P out = 24.2 dBm is shown in Fig. 17 . The performance of this Doherty PA is summarized in Table 2 together with the other state of the CMOS PAs. Compared to others, the 6 dB back-off efficiency of this voltage combining Doherty PA only reduced 6%.
VI. CONCLUSION
In this paper, a CMOS Doherty PA using a voltage combining method has been proposed. The λ/4 T-line and voltage combining transformer together function as an impedance inverter and reduce the load impedance of the carrier amplifier when the peaking amplifier turns on, realizing the load modulation characteristic of Doherty operation. With the Doherty technique, the PAE of this amplifier is kept above 29% over a 6 dB range of output power. Using an uplink WCDMA signal with a 3.3 V supply voltage, the PA showns an average output power as high as 25.2 dBm with a PAE of 32% while meeting the ACLR requirement. The proposed method of voltage combining is an attractive solution in design of CMOS Doherty PA for wireless applications where the typical transmitter output power is usually much less than the peak power but requires a high efficiency at the power backoff level.
